

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

EP 0 936 664 A2

(12)

# EUROPEAN PATENT APPLICATION

(43) Date of publication:  
18.08.1999 Bulletin 1999/33

(51) Int Cl.<sup>6</sup>: H01L 21/60, H01L 21/336,  
H01L 29/08, H01L 21/265,  
H01L 29/78

(21) Application number: 99300474.6

(22) Date of filing: 22.01.1999

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(72) Inventors:  
• Maa, Jer-Shen  
Vancouver, WA 98684 (US)  
• Hsu, Sheng Teng  
Camas, WA 98607 (US)  
• Peng, Chien-Hsiung  
Vancouver, WA 98684 (US)

(30) Priority: 13.02.1998 US 23383

(71) Applicants:  
• SHARP KABUSHIKI KAISHA  
Osaka 545-8522 (JP)  
• SHARP MICROELECTRONICS TECHNOLOGY,  
INC.  
Camas, WA 98607 (US)


(74) Representative: Brown, Kenneth Richard et al  
R.G.C. Jenkins & Co.  
26 Caxton Street  
London SW1H 0RJ (GB)

## (54) Partial silicidation method to form shallow source/drain junctions

(57) A process of forming silicide at uniform rates across the entire source/drain region is provided. A two-step annealing method permits the thickness of the silicide formed on the edge of a silicon electrode to be substantially the same as it is in the center of the electrode. A first, low temperature anneal begins the silicidation process across the source/drain electrode surface. The time and temperature are controlled so that the metal is only partially consumed. The annealing is interrupted to remove excess silicidation metal, especially the unreacted metal overlying oxide areas neighboring the sil-

con electrode. Then, the silicidation is completed at a higher temperature anneal. Because the excess metal has been removed, the resulting silicide layer is uniformly flat, permitting the transistor to be fabricated with shallow junction areas and low leakage currents. In one embodiment of the invention, the crystalline structure of source and drain surfaces is annihilated before the deposition of metal, to lower annealing temperatures and add precise control to the silicidation process. A transistor having a uniformly thick silicide layer, fabricated in accordance with the above-mentioned method, is also provided.

Fig. 9



EP 0 936 664 A2

## Description

### Background and Summary of the Invention

[0001] This invention relates generally to semiconductor technology and more particularly to the formation of silicided electrodes in active semiconductor devices, such as MOS transistors.

[0002] An important subject of ongoing research in the semiconductor industry is the reduction in the dimensions of devices used in integrated circuits. Planar transistors such as metal oxide semiconductor (MOS) transistors are particularly suited to use in high density integrated circuits. As the size of MOS transistors and other active devices decreases, the dimensions of the source/drain/gate electrodes, and the channel region of each device, decrease correspondingly.

[0003] The design of ever smaller planar transistors with short channel lengths makes it necessary to provide very shallow source/drain junction regions. Shallow junctions are necessary to avoid lateral diffusion of implantation dopants into the channel, such diffusion being undesirable because it contributes to leakage currents and poor breakdown performance. Shallow source/drain junction regions, for example, less than 1000 Å thick, and preferably less than 500 Å thick, are necessary for acceptable performance in short channel devices.

[0004] When shallow junction electrodes are used in transistors, it becomes more difficult to provide reliable, low resistance connections to the source/drain regions of the device. Metal-silicide contacts are a typical means of effecting such connections to source/drain/gate electrodes. In such contacts, conductive metal is deposited on the silicon electrodes and annealed to form a metal-silicon compound on the surface of the electrodes. The compound, called silicide, is electrically and physically bonded to the electrode, and has a substantially lower sheet resistance than the silicon on which it is formed. An important advantage of silicide contacts in small devices is that silicide is only formed where the deposited metal is in contact with silicon. By means of a selective etch, the metal is readily removed from the non-silicided areas. Thus, the silicide regions are automatically aligned on the electrode surfaces only. This self-aligned silicide process is generally referred to as the "salicide" process.

[0005] One difficulty presented by the salicide process on shallow junction source and drain regions is that it consumes a portion of the surface silicon. The metal-silicide is formed from a chemical reaction which occurs during an annealing step, when the deposited metal reacts with the underlying silicon. Electrodes with very thin junction depths have less silicon to sacrifice to the formation of silicide, and can only permit a very thin layer of silicide to be formed. But thin silicide films are known to be thermally unstable and have an undesirably high sheet resistance.

[0006] One prior art technique for increasing the thickness of the silicide contacts is to deposit additional silicon on the surface of the doped source and drain regions. The additional silicon in the raised source and drain electrodes can then be used in the reaction with deposited metal to form thicker silicide layers. This solution has disadvantages because the deposition of additional silicon produces additional diffusion of dopants, and addition process steps and costs to IC production.

[0007] It is a well observed fact that inconsistent junction leakage currents often result from the salicidation of source/drain electrodes. It is believed that the random leakage phenomena is the result of silicide edges. The formation of "excess" silicide, into the source/drain areas around the edges of the source/drain electrodes, and in close proximity to the metallurgical edges of the junction areas underlying the source/drain electrodes, leads to the leakage current problem. These incursions, perturbations, or areas of increased thickness of silicide cause large electric field variances, and may even permit electrical conductivity extending through the junctions. While the amount of silicide formed on the main body of the source/drain electrodes is controlled by the thickness of the deposited silicidation metal, additional supplies of the metal are available around the edges of the source/drain electrodes where the metal is deposited on non-reacting surfaces, such as oxides.

[0008] A co-pending patent application entitled NITRIDE

OVERHANG STRUCTURE FOR THE SILICIDATION OF TRANSISTOR ELECTRODES WITH SHALLOW JUNCTIONS, invented by Maa et al., filed on Feb. 13, 1998, and assigned to the same assignees as the instant patent application, presents a solution to the problem of silicided edges. In the above-mentioned application, a temporary nitride sidewall structure is used to prevent the deposition of silicidation metal on the edge of the source/drain electrodes adjoining the gate electrode. However, it is not convenient to use nitride overhang structures in some IC processes.

[0009] It would be advantageous if an improved silicide process were available to permit the fabrication of shallow junction areas with small leakage currents.

[0010] It would be advantageous if a silicidation metal could be formed on selective surfaces to control formation of silicide.

[0011] It would be advantageous if the thickness and the thickness tolerances of silicide layers formed on source/drain electrodes could be better controlled to maintain a consistent separation between the silicide and the junction area metallurgical edges.

[0012] Accordingly, in a MOS transistor, a method of forming shallow source/drain junctions with low leakage currents has been provided. The method comprises the steps of:

- a) in a bulk silicon substrate well, forming silicon source/drain regions with an overlying gate elec-

trode. The source/drain regions can be defined using any conventional technique;

b) depositing a layer of metal, having a predetermined metal thickness over the transistor, the metal is typically deposited through a physical vapor deposition (PVD), such as sputtering or evaporation, or even chemical vapor deposition methods (CVD). Possible silicidation metals include Co, Ni, Ti, Mo, Ta, W, Cr, Pt, and Pd. When Co and Ni are used, the predetermined thickness of metal is in the range between 50 and 1000 Å;

c) performing a first annealing of the metal deposited in Step b). Co is annealed at a temperature in the range between 300 and 500 degrees C to partially react the metal with the silicon of the source/drain top surfaces, whereby metal-rich silicide compounds are formed. When Ni is selected, the temperature is in the range between 150 and 400 degrees C. Using either metal, the period of time is in the range between 2 and 20 seconds;

d) removing the metal deposited in Step b) not silicided in Step c), whereby silicide compounds remain on the source/drain top surfaces; and

e) performing a second annealing of the silicide compounds formed in Step c) to complete the reaction of the metal and the silicon, forming a low resistance silicide layer having a silicide layer thickness and silicide layer thickness tolerance overlying the source/drain top surfaces. With Co, the temperature is in the range between 600 and 850 degrees C and the period of time is in the range between 10 and 60 seconds. With Ni, the temperature is approximately 500 degrees C and the period of time is in the range between 10 and 30 seconds. The silicide thickness formed is in the range between 100 and 500 Å, and the silicide thickness tolerance is less than 50% of the disilicide thickness. The silicide minimally penetrates into the silicon around the edges of the source/drain top surfaces.

**[0013]** The junction areas can be formed either before, or after silicidation. Either way, the source/drain junction areas have metallurgical edges formed at a junction depth of between 300 and 2000 Å from the source/drain top surfaces.

**[0014]** In some aspects of the invention, a further step follows Step a), and precedes Step b) of:

a<sub>2</sub>) amorphousizing the crystalline structure of the source/drain top surfaces to a depth of 100 to 500 Å, whereby the source/drain top surfaces are prepared for the process of silicidation.

**[0015]** A MOS transistor having shallow source/drain junctions with low leakage currents is also provided. The transistor comprises silicon source/drain regions having top surfaces. The transistor also comprises source/drain junction areas with metallurgical edges at a pre-

determined junction depth from the respective source/drain top surfaces. Low resistance silicide layers having a predetermined silicide layer thickness overlie the source/drain top surfaces. The silicide layer has a silicide thickness tolerance, whereby the spacing between the metallurgical edge and the silicide layer is maximized by preventing the incursion of silicide into the silicon source/drain top surfaces.

**[0016]** Further, a process for forming a MOS transistor product having shallow source/drain junctions with low leakage current is described. The transistor comprises silicon source/drain regions having top surfaces. The transistor also comprises source/drain junction areas with metallurgical edges at a predetermined junction depth from the respective source/drain top surfaces. Low resistance silicide layers having a predetermined silicide layer thickness overlie the source/drain top surfaces. A silicide thickness tolerance, formed by depositing a predetermined thickness of metal overlying the source/drain top surfaces, partially siliciding said metal and the source/drain regions at a first predetermined annealing temperature for a first period of time, removing unreacted metal, and completing silicidation at a second predetermined annealing temperature for a second period of time, is created. In some aspects of the invention, the source/drain top surfaces are prepared for silicidation, before the deposition of silicide metal, by amorphousizing the surfaces to a thickness of 100 to 500 Å.

#### Brief Description of the Drawings

**[0017]** Figs. 1-5 are steps in the fabrication of a completed MOS transistor with silicided source/drain electrodes (prior art).

**[0018]** Figs. 6-10 are steps in the fabrication of a completed MOS transistor made in accordance to the present invention, having shallow source/drain junctions with low leakage current.

**[0019]** Figs. 11a and 11b are graphs illustrating electrical characteristics resulting from the edge effect of silicided shallow junctions.

**[0020]** Fig. 12 is a graph illustrating sheet resistance as a function of anneal temperatures.

**[0021]** Figs. 13a and 13b are graphs illustrating the reverse I-V curves of P<sup>+</sup>/N shallow junctions prepared with thin and thick cobalt films.

**[0022]** Figs. 14a and 14b are graphs illustrating electrical characteristics of wafers prepared in an identical process as the wafers of Fig. 11, except with 20keV boron implantation.

**[0023]** Fig. 15 is a flow chart illustrating steps in a method of forming shallow source/drain junctions with low leakage currents.

**[0024]** Fig. 16 is a partial cross-sectional view of the MOS transistor of the present invention following amorphousization of the source/drain top surfaces.

### Detailed Description of the Preferred Embodiment

**[0025]** Figs. 1-5 are steps in the fabrication of a completed MOS transistor with silicided source/drain electrodes (prior art). Fig. 1 is a plan view of a MOS transistor 10 (prior art). Transistor 10 is formed on a silicon substrate and comprises a gate electrode 12 overlying a source region 14 and a drain region 16. Transistor 10 is typically part of an integrated circuit with connections on the same level through interconnection 18, and connections to other levels (not shown) through interconnection 20.

**[0026]** Fig. 2 is a partial cross-sectional view of transistor 10 of Fig. 1 (prior art). Transistor 10 is isolated from neighboring transistors with regions of field oxide 22. Associated with gate electrode 12 are vertical insulating gate sidewalls 24 and a gate oxide layer 26 underlying gate electrode 12. Gate electrode 12 has been formed overlying a well of silicon 28 previously implanted with dopant. Channel area 30 is approximately defined between the broken lines underlying gate oxide layer 26.

**[0027]** Fig. 3 is a partial cross-sectional view of transistor 10 of Fig. 2 after the deposition of a silicidation metal 32 (prior art). Metal layer 32 has been deposited overlying source 14, drain 16, gate electrode 12, sidewalls 24, and field oxide regions 22.

**[0028]** Fig. 4 is a partial cross-sectional view of transistor 10 of Fig. 3 during the silicidation of source/drain electrodes 14/16 (prior art). Transistor 10 is being annealed, reacting metal 32 to silicon, to form a layer of silicide 34 overlying source/drain 14/16. Silicide layer 34 is often formed overlying gate electrode 12 in the same process. Typically, transistor 10 is annealed until unreacted metal 32 (Fig. 3) overlying source/drain 14/16 is consumed, and silicide layer 34 forms. However, the exact timing of this process is difficult to determine. Often, unreacted metal 32 adjoining source/drain 14/16, on oxide sidewalls 24 and field oxide regions 22, continues the silicidation of the silicon.

**[0029]** Fig. 5 is a partial cross-sectional view of transistor 10 of Fig. 5 showing perturbations, or intrusions 36 of silicide formed in the silicon of source/drain 14/16 after annealing (prior art). Severe perturbations extending through source/drain junction areas 38 are sometimes called junction spikes (not shown). Perturbations 36 potentially occur at any boundary region between source/drain 14/16 and a neighboring oxide region (22 and 24). After the silicidation process, unreacted metal 32 overlying oxide regions 22 and 24 is removed. Source/drain regions 14/16 undergo another step of dopant ion implantation, either before or after silicidation, to form source/drain junction areas 38 with a junction depth 40 (as defined in Fig. 3). Silicide incursions 36 disrupt the intended electrical fields, resulting in leakage current. Alternately, to prevent leakage current, junction depth 40 (Fig. 3) must be increased.

**[0030]** Figs. 6-10 are steps in the fabrication of a com-

pleted MOS transistor made in accordance to the present invention, having shallow source/drain junctions with low leakage current. Figs. 1-5, which describe prior art fabrication techniques, are also applicable to the initial fabrication of the present invention. Typically, a transistor 46, similar to transistor 10 of Fig. 1, is formed by isolating a well of silicon with a local oxidation of silicon (LOCOS) or shallow trench isolation (STI) techniques. Then, the well is doped through ion implantation and diffusion. Oxide is deposited for the gate oxide layer. Polysilicon is deposited, often through chemical vapor deposition (CVD), selectively doped, and etched to form a gate electrode. The silicon well is given a low density doping (LDD) and gate sidewalls are formed.

**[0031]** Fig. 6 is a partial cross-sectional view of transistor 46 after the deposition of a predetermined thickness 48 of metal 50. Metal thickness 48 is in the range between 50 and 1000 Å. Silicidation metal 50 is selected from the group consisting of Co, Ni, Ti, Mo, Ta, W, Cr, Pt, and Pd, although Ni, and especially Co are generally preferred. Transistor 46 comprises silicon source/drain regions 52/54 having, respectively, top surfaces 56 and 58. Transistor 46 also comprises source/drain junction areas with metallurgical edges 60 and 62 at a predetermined junction depth 64 from said respective top surfaces 56 and 58. Transistor 46 further comprises a channel region 66 between source/drain regions 52/54. A layer of gate oxide 68 overlies channel region 66, and a gate electrode 70, with vertical sidewalls 72, overlies gate oxide layer 68. Once metal layer 50 is deposited, metal 50 and silicon source/drain regions 54/56 are partially silicided at a first predetermined annealing temperature for a first predetermined period of time.

**[0032]** Fig. 7 is a partial cross-sectional view of transistor 46 following the first annealing step. When silicidation metal 50 is Co, the first annealing temperature is in the range between 350 and 500 degrees C and the first period of time is in the range between 2 and 20 seconds. When silicidation metal 50 is Ni, the first annealing temperature is in the range between 200 and 400 degrees C and the first period of time is in the range between 2 and 20 seconds. When source/drain top surfaces 56/58 are amorphousized, as explained below and described in Fig. 16, the first annealing temperature is dropper approximately 50 degrees C. To generally cover all situations, the first annealing temperature is 300 to 500 degrees C with Co, and 150 to 400 degrees C with Ni.

**[0033]** The silicidation process is carried out at low temperatures and short periods of time to insure that metal 50 is not totally consumed in a reaction with the silicon of source/drain regions 52/54. A portion of metal 50 is shown overlying the resulting silicide layer 76. Silicide layer 76 is formed from consuming silicon from top surfaces 56 and 58, and from consuming metal layer 50. Thus, the spacing between top surfaces 56 and 58 and metallurgical edges 60 and 62 is reduced slightly after annealing. For the sake of clarity in defining junction

depth 64, the position of top surfaces 56 and 58 is defined as their position before annealing, as shown in Fig. 6. Metallurgical edges 60/62 are defined as the boundary between, respectively, source/drain 52/54 and the underlying silicon well. Junction depth 64, defined as the distance between source/drain top surfaces 56/58 and source drain junction area metallurgical edges 60/62, is in the range between 300 and 2000 Å.

[0034] Fig. 8 is a partial cross-sectional view of transistor 46 of Fig. 7 following the removal of unreacted metal 50. Only metal-rich layer of silicide 76 remains.

[0035] Fig. 9 is a partial cross-sectional view of transistor 46 of Fig. 8 following a second step of annealing. Low resistance silicide layers 78, having a predetermined nominal silicide layer thickness 80, overlie source/drain top surfaces 56 and 58. Typically, low resistance silicide layer 78 is a disilicide compound, such as  $\text{CoSi}_2$ . In some aspects of the invention, such as when silicidation metal 50 is Ni, low resistance silicide 78 is a mono-silicide ( $\text{NiSi}$ ). Silicidation is completed at a second predetermined annealing temperature for a second predetermined period of time, whereby the spacing between metallurgical edges 60/62 and silicide layer 78 is maximized by preventing the perturbations of silicide 78 on source/drain top surfaces 56/58. When silicidation metal 50 is Co the second annealing temperature is in the range between 600 and 850 degrees C and the second period of time is in the range between 10 and 60 seconds. When silicidation metal 50 is Ni, the second annealing temperature is approximately 500 degrees C and the second period of time is in the range between 10 and 30 seconds.

[0036] Fig. 10 is an expanded view of source 52 of Fig. 9, defining nominal thickness 80 and the silicide thickness tolerance. Silicide layer 78 has a nominal thickness 80 and a tolerance which is less than 50% of nominal thickness 80. Nominal thickness is defined as the sum of maximum thickness 80a plus minimum thickness 80b, divided by 2. The tolerance is defined as the difference between maximum silicide thickness 80a and minimum silicide thickness 80b, divided by 2. Silicide nominal thickness 80 is in the range between 100 and 500 Å.

[0037] The edge of a silicided junction is a major source of leakage current in very shallow junction devices, when using cobalt silicide. The leakage current is not correlated proportionally to the area of the junction, but primary to the edge of the junction. To prevent leakage current, a partial reaction method for salicide process was developed. A low leakage current of about  $10\text{ nA/cm}^2$  for P<sup>+</sup>/N junctions with depths shallower than 1500 Å, and sheet resistances of about 5 ohm/sq. are reproducibly achieved by the method of this invention.

[0038] Figs. 11a and 11b are graphs illustrating electrical characteristics resulting from the edge effect of silicided shallow junctions. The P<sup>+</sup>/N junctions are formed by implanting 60keV  $\text{BF}_2$  at a dose of  $4 \times 10^{15} \text{ cm}^{-2}$  and followed by an activation anneal at 850° C for 30 minutes. Cobalt salicides are formed using a two-step an-

neal (650°C/30sec + 850°C/30sec) after the junction formation. A Ti/Co bi-layer salicide process is started with 20 Å thick titanium and 140 Å thick cobalt films. A junction depth of about 2300 Å, was determined by a secondary ion mass spectrometry (SIMS) depth profile. A silicide thickness of about 460 Å is estimated, based on sheet resistance.

[0039] The I-V characteristics are measured on two types of test structures; a rectangular structure with a 400 micrometer (μm) perimeter, and a serpentine structure with a 1920 μm perimeter. The junction area for both structures is 10000 μm<sup>2</sup>. The reverse I-V curves from a rectangular structure and a serpentine structure are shown in Figs. 9a and 9b, respectively. The junction leakage currents are strongly dependent on the edge length. The leakage current from the serpentine structure is more than one order of magnitude higher than that from the rectangular structure. These results were also observed from P<sup>+</sup>/N and N<sup>+</sup>/P junctions, formed from single layer cobalt or Ti/Co bi-layer, with silicide thickness ranging from 300 to 600 Å, and implantation energy varying from 20 to 70keV for  $\text{BF}_2$  and arsenic, respectively.

[0040] Since leakage current is not dependent on junction area, and junction leakage current is much greater with higher edge to area ratios, it is concluded that the main source of leakage is from the edge of the salicide area, not from the junction area. After completing the silicidation of the silicon area, there is still an abundant metal supply on the spacer oxide adjoining the gate electrode and the field oxide region. Silicidation continues downward along the edge of spacer and field oxide due to the extra supply of metal. Severe junction leakage may occur even if the silicide does not penetrate through the junction.

[0041] The key to eliminating the edge effect is either to stop the extra supply of the metal source, or to create a silicidation condition that is independent of the edge. To this end, a low temperature partial reaction process was developed. A thick layer of metal is deposited. The wafer is annealed at relatively low temperatures so that only part of the metal is reacted with silicon to form metal-rich silicide. During this low temperature annealing, the metal supply for the silicide reaction is the same for the entire silicon area. Therefore, silicidation condition in the edge is no different than the center. After the low temperature partial reaction step, the wafers are etched in a piranha solution and followed by a second anneal to convert the silicides to disilicides.

[0042] Fig. 12 is a graph illustrating sheet resistance as a function of anneal temperatures. A single layer cobalt film, 300 Å thick, on a 6" blank silicon wafer is used. Open circles present the sheet resistance as a fraction of first anneal temperature. Mono-silicide dominates phase in the temperature range of 500-550°C. Phases of Co,  $\text{Co}_2\text{Si}$ , and CoSi are present for temperatures lower than 500°C. The disilicide phase dominates at temperatures higher than 550°C. After piranha etch, the

sheet resistance is shown as close circles with a dashed line. The difference between these two curves is indicative of the partial silicide reaction at low anneal temperatures. After piranha etch, a second anneal at 650° C for 30 seconds is performed. The sheet resistance is shown as closed circles with a solid line. The high sheet resistance for the wafer annealed at low temperatures is expected because of the partial reaction. A first anneal temperature ranging from 400 to 450° C is used for preparing the shallow junctions with this partial reaction process.

**[0043]** Figs. 13a and 13b are graphs illustrating the reverse I-V curves of P<sup>+</sup>/N shallow junctions prepared with thin and thick cobalt films. The BF<sub>2</sub> implantation energy is 30keV. A one-step anneal process (650° C/30s + piranha etch) is used for the case of thin cobalt film. The partial reaction process (450° C/30s + piranha etch + 650° C/30s) is used for the case of thick cobalt film. A high leakage current is observed from wafers started with thin cobalt film due to the edge effect. However, wafers with thick cobalt film prepared through the partial reaction process show a high quality junction, because of the uniform silicide formation.

**[0044]** Figs. 14a and 14b are graphs illustrating electrical characteristics of wafers prepared in an identical process as the wafers of Fig. 13, except with 20keV boron implantation. Because of the much deeper junctions, both wafers show low leakage currents. That is, the edge effect disappears in the case of deep junctions.

**[0045]** Similar low leakage results are obtainable for N<sup>+</sup>/P junctions. The key parameter in this partial silicidation process is the first annealing condition. Proper temperature and time are chosen to ensure a proper thickness of the final silicide film and to avoid the complete reaction of Co/Si. The techniques of the present invention permit the fabrication of transistors having leakage currents lower than 10nA/cm<sup>2</sup>, for junction depths of 1500 Å, or less. The corresponding sheet resistance is about 5 ohm/sq.

**[0046]** Fig. 15 is a flow chart illustrating steps in a method of forming shallow source/drain junctions with low leakage currents. Step 100 provides a MOS transistor. Step 102, in a silicon well, forms silicon source/drain regions with top surfaces and an edge around the perimeter of the top surfaces. A gate electrode is formed overlying the silicon well, adjoining the source/drain top surfaces. Step 104 deposits a layer of metal, having a predetermined metal thickness over the transistor. Step 104 includes a silicidation metal selected from the group consisting of Co, Ni, Ti, Mo, Ta, W, Cr, Pt, and Pd. When Step 104 includes using Co and Ni as the silicidation metal, the thickness of metal is in the range between 50 and 1000 Å. Step 106 performs a first annealing of the metal deposited in Step 104 at a first predetermined temperature for a first predetermined period of time, to partially react the metal with the silicon of the source/drain top surfaces, whereby metal-rich silicide compounds are formed. When Step 104 includes using Co

as the silicidation metal, Step 106 includes the first temperature being in the range between 300 and 500 degrees C and the first period of time being in the range between 2 and 20 seconds. When Step 104 includes using Ni as the silicidation metal, Step 106 includes the first temperature being in the range between 150 and 400 degrees C and the first period of time being in the range between 2 and 20 seconds.

**[0047]** Step 108 removes the metal deposited in Step 104 not silicided in Step 106, whereby silicide compounds remain on the source/drain top surfaces. Step 110 performs a second annealing of the silicide compounds formed in Step 106 at a second predetermined temperature for a second predetermined period of time, to complete the reaction of the metal and the silicon, forming a low resistance silicide layer overlying the source/drain top surfaces. When Step 104 includes using Co as the silicidation metal, Step 110 includes the second temperature being in the range between 600 and 850 degrees C and the second period of time being in the range between 10 and 60 seconds. When Step 104 includes using Ni as the silicidation metal, Step 110 includes the second temperature being approximately 500 degrees C and the second period of time being in the range between 10 and 30 seconds. Step 110 includes the silicide layer having a predetermined silicide thickness in the range between 100 and 500 Å. The nominal thickness is defined as the maximum silicide layer thickness plus the minimum silicide thickness, divided by 2. The silicide layer has a silicide thickness tolerance which is less than 50% of the silicide thickness, and is defined as the max thickness minus the min thickness, divided by 2. Step 112 is a product, a MOS transistor where silicide minimally penetrates into the silicon on the source/drain top surfaces.

**[0048]** In some aspects of the invention, the source/drain junction areas are formed before silicidation. Then, a further step, following Step 102, and preceding Step 104, is inserted into the process. Step 102a (not shown) implants the source/drain regions with dopant ions and anneals to form source/drain junction areas with metallurgical edges at a predetermined junction depth (as defined above and shown above in the discussion of Fig. 6) from the source/drain top surfaces. Step 102a includes the junction depth being in the range between 300 and 2000 Å, whereby the prevention of thick silicide growth at the source/drain edges maximizes the spacing between the silicide layer and the junction areas.

**[0049]** In some aspects of the invention, source/drain junction areas are formed after silicidation. Then, the process includes a further step, following Step 110. Step 110a (not shown) implants the source/drain regions with dopant ions and anneals to form source/drain junction areas with metallurgical edges at a predetermined junction depth (300-2000 Å) from the source/drain top surfaces. The prevention of thick silicide growth at the source/drain edges maximizes the spacing between the



silicide layer and the junction areas.

[0050] In a preferred alternate embodiment of the invention, an additional step follows Step 102, and precedes Step 104. Step 102b (not shown) amorphousizes the crystalline structure of the source/drain top surfaces, whereby the source/drain top surfaces are prepared for the process of silicidation. The success of the partial silicidation method is the additional control it lends to silicidation process. Control over silicidation is further heightened with the proper preparation of the source/drain top surfaces. Typically, the source and drain are comprised of single crystal silicon. The silicon substrates are usually single crystal, and single crystal silicon transistors provide the highest electron mobility. However, it has been found that when the crystalline structure of the source/drain top surfaces are changed from single crystal to amorphous, the rate of silicidation is improved. The improved rate of silicidation allows the first annealing temperature to be reduced approximately 50 degrees C. The reduced annealing temperature means that single crystal silicon between the intended silicidation layer and the junction area is even less likely to form into silicide. That is, the silicide layer remains flatter, or has a reduced thickness tolerance in response to forming a flat amorphous layer before the deposition of metal.

[0051] Step 102b includes amorphousizing a predetermined thickness of the top surfaces in the range between 100 and 500 Å. The source/drain top surfaces are amorphousized with a radio frequency (RF) plasma using a gas selected from the group consisting of Ar, Kr, and Xe, at a pressure in the range between 5 and 50 milli-Torr, an RF power level in the range between 0.15 and 2 watts/cm<sup>2</sup>, and a time in the range between 3 seconds and 2 minutes. Alternately, the source/drain top surfaces are amorphousized with a ion beam bombardment using a high density plasma source.

[0052] Returning to Figs. 6-10, in a preferred alternate embodiment of the invention, the formation of low resistance silicide layer 78 includes the process, preceding the deposition of metal layer 50, of amorphousizing source/drain top surfaces 56/58. Fig. 16 is a partial cross-sectional view of MOS transistor 46 of the present invention following amorphousization of source/drain top surfaces 56/58. Since the amorphousizing process is alternately inserted into the fabrication process before the deposition of metal 50, Fig. 16 should be understood to be a view of transistor 46, occurring before Fig. 6.

[0053] Amorphous layer 120 of source/drain top surfaces 56/58 are amorphousized with a radio frequency (RF) plasma using a gas selected from the group consisting of Ar, Kr, and Xe, at a pressure in the range between 5 and 50 milli-Torr, an RF power level in the range between 0.15 and 2 watts/cm<sup>2</sup>, and a time in the range between 3 seconds and 2 minutes. The depth of amorphous layer 120 is schematically represented by reference designator 122. Alternately, source/drain top surfaces 56/58 are amorphousized with a ion beam bom-

bardment 124 using a high density plasma source. Both the high density plasma source and RF plasma techniques are convention cleaning techniques used to remove oxides from a surface. However, proper control of the equipment permits the development of a controlled amorphous layer 120. A predetermined thickness 122 of source/drain top surfaces 56/58 is amorphousized in the range between 100 and 500 Å.

[0054] A transistor, and fabrication method for making a transistor having a shallow junction area and silicided electrodes is provided. The method of the present invention encourages the formation of flat, uniformly thick silicide layers on the source drain electrodes. Minimizing the incursion of silicide into the source/drain regions promotes small leakage currents. The uniformly thick disilicide layers, or low resistance silicide layers are the result of being able to form silicide on the edges of the source/drain silicon at the same rate as it is formed in the center of the electrodes. Amorphousation of the source/drain top surfaces permits the (first) annealing temperatures to be reduced, further limiting the growth of silicide into the junction areas. Other variations and embodiments of the instant invention will occur those skilled in the arts.

#### Claims

1. In a MOS transistor, a method of forming shallow source/drain junctions with low leakage currents, comprising the steps of:
  - a) in a silicon well, forming silicon source/drain regions with top surfaces and an edge around the perimeter of the top surfaces, and an overlying gate electrode adjoining the top surfaces;
  - b) depositing a layer of metal, having a predetermined metal thickness over the transistor;
  - c) performing a first annealing of the metal deposited in Step b) at a first predetermined temperature for a first predetermined period of time, to partially react the metal with the silicon of the source/drain top surfaces, whereby metal-rich silicide compounds are formed;
  - d) removing the metal deposited in Step b) not silicided in Step c), whereby silicide compounds remain on the source/drain top surfaces; and
  - e) performing a second annealing of the silicide compounds formed in Step c) at a second predetermined temperature for a second predetermined period of time, to complete the reaction of the metal and the silicon, forming a low resistance silicide layer overlying the source/drain top surfaces, whereby silicide minimally penetrates into the silicon on the source/drain top surfaces.

2. A method as in claim 1 including the further step, following Step a), and preceding Step b), of:

a<sub>1</sub>) implanting the source/drain regions with dopant ions and annealing to form source/drain junction areas with metallurgical edges at a predetermined junction depth from the source/drain top surfaces, whereby the prevention of thick silicide growth at the source/drain edges maximizes the spacing between the silicide layer and the junction areas.

3. A method as in claim 2 in which Step a<sub>1</sub>) includes the junction depth being in the range between 300 and 2000 Å.

4. A method as in claim 1 including the further step, following Step e), of:

f) implanting the source/drain regions with dopant ions and annealing to form source/drain junction areas with metallurgical edges at a predetermined junction depth from the source/drain top surfaces, whereby the prevention of thick silicide growth at the source/drain edges maximizes the spacing between the silicide layer and the junction area.

5. A method as in claim 4 in which Step f) includes the junction depth being in the range between 300 and 2000 Å.

6. A method as in claim 1 in which Step b) includes a silicidation metal selected from the group consisting of Co, Ni, Ti, Mo, Ta, W, Cr, Pt, and Pd.

7. A method as in claim 1 in which Step b) includes Co as the silicidation metal, and in which Step c) includes the first temperature being in the range between 300 and 500 degrees C and the first period of time being in the range between 2 and 20 seconds.

8. A method as in claim 1 in which Step b) includes Ni as the silicidation metal, and in which Step c) includes the first temperature being in the range between 150 and 400 degrees C and the first period of time being in the range between 2 and 20 seconds.

9. A method as in claim 1 in which Step b) includes Co as the silicidation metal, and in which Step e) includes the second temperature being in the range between 600 and 850 degrees C and the second period of time being in the range between 10 and 60 seconds.

10. A method as in claim 1 in which Step b) includes Ni

as the silicidation metal, and in which Step e) includes the second temperature being approximately 500 degrees C and the second period of time being in the range between 10 and 30 seconds.

11. A method as in claim 1 in which Step b) includes Co and Ni as the silicidation metal, and in which Step b) includes the predetermined nominal thickness of metal being in the range between 50 and 1000 Å.

12. A method as in claim 1 in which Step e) includes the low resistance silicide layer having a predetermined nominal thickness in the range between 100 and 500 Å, and a predetermined thickness tolerance that is less than 50% of the nominal silicide thickness.

13. A MOS transistor having shallow source/drain junctions with low leakage currents comprising:

silicon source/drain regions having top surfaces;  
source/drain junction areas with metallurgical edges at a predetermined junction depth from said respective top surfaces;  
low resistance silicide layers overlie said source/drain top surfaces, having a predetermined nominal silicide layer thickness and a predetermined silicide thickness tolerance, whereby the spacing between said metallurgical edges and said silicide layer is maximized by preventing silicide perturbations said silicon top surfaces.

14. A MOS transistor as in claim 13 further comprising:

a channel region between said source/drain regions;  
a layer of gate oxide overlying said channel region; and  
a gate electrode overlying said gate oxide layer.

15. A MOS transistor as in claim 13 in which the silicidation metal is selected from the group consisting of Co, Ni, Ti, Mo, Ta, W, Cr, Pt, and Pd.

16. A MOS transistor as in claim 13 in which said nominal silicide layer thickness is in the range between 100 and 500 Å, and said silicide thickness tolerance is less than 50% of said silicide nominal thickness.

17. A MOS transistor as in claim 13 in which the junction depth is in the range between 300 and 2000 Å.

18. A MOS transistor having shallow source/drain junctions with low leakage current comprising:

silicon source/drain regions having top surfaces



- es;  
 source/drain junction areas with metallurgical edges at a predetermined junction depth from said respective top surfaces;  
 low resistance silicide layers having a predetermined silicide layer nominal thickness overlying said source/drain top surfaces, and a silicide thickness tolerance, formed by depositing a predetermined thickness of metal overlying said source/drain top surfaces, partially siliciding said metal and the source/drain regions at a first predetermined annealing temperature for a first period of time, removing unreacted metal, and completing silicidation at a second predetermined annealing temperature for a second period of time, whereby the spacing between said metallurgical edge and said silicide layer is maximized by preventing perturbation of silicide on said source/drain top surfaces.
19. A MOS transistor as in claim 18 in which said silicidation metal is selected from the group consisting of Co, Ni, Ti, Mo, Ta, W, Cr, Pt, and Pd.
  20. A MOS transistor as in claim 18 in which said silicidation metal is Co, and in which the first annealing temperature is in the range between 300 and 500 degrees C and the first period of time being in the range between 2 and 20 seconds
  21. A MOS transistor as in claim 18 in which said silicidation metal is Ni, and in which the first annealing temperature is in the range between 150 and 400 degrees C and the first period of time being in the range between 2 and 20 seconds
  22. A MOS transistor as in claim 18 in which said silicidation metal is Co, and in which the second annealing temperature is in the range between 600 and 850 degrees C and the second period of time is in the range between 10 and 60 seconds.
  23. A MOS transistor as in claim 18 in which said silicidation metal is Ni, and in which the second annealing temperature is approximately 500 degrees C and the second period of time is in the range between 10 and 30 seconds.
  24. A MOS transistor as in claim 18 in which the metal thickness is in the range between 50 and 1000 Å.
  25. A MOS transistor as in claim 18 in which the junction depth is in the range between 300 and 2000 Å.
  26. A MOS transistor as in claim 18 in which the nominal silicide thickness is in the range between 100 and 500 Å, and the silicide thickness tolerance is less than 50% of the nominal silicide thickness.
  27. A MOS transistor as in claim 18 in which the formation of said low resistance silicide layer includes the process, preceding the deposition of said metal layer, of amorphousizing said source drain top surfaces, whereby said top surfaces are prepared for silicidation.
  28. A MOS transistor as in claim 27 in which a predetermined thickness of said source/drain top surfaces are amorphousized in the range between 100 and 500 Å.
  29. A MOS transistor as in claim 28 in which said source/drain top surfaces are amorphousized with a radio frequency (RF) plasma using a gas selected from the group consisting of Ar, Kr, and Xe, at a pressure in the range between 5 and 50 milli-Torr, an RF power level in the range between 0.15 and 2 watts/cm<sup>2</sup>, and a time in the range between 3 seconds and 2 minutes.
  30. A MOS transistor as in claim 28 in which said source/drain top surfaces are amorphousized with a ion beam bombardment using a high density plasma source.
  31. A method as in claim 1 including the following step, after Step a), and preceding Step b), of:
    - a<sub>2</sub>) amorphousizing the crystalline structure of the source/drain top surfaces, whereby the source/drain top surfaces are prepared for the process of silicidation.
  32. A method as in claim 31 in which Step a<sub>2</sub>) includes amorphousizing a predetermined thickness of the top surfaces in the range between 100 and 500 Å.
  33. A method as in claim 32 in which Step a<sub>2</sub>) includes amorphousizing with a radio frequency (RF) plasma using a gas selected from the group consisting of Ar, Kr, and Xe, at a pressure in the range between 5 and 50 milli-Torr, an RF power level in the range between 0.15 and 2 watts/cm<sup>2</sup>, and a time in the range between 3 seconds and 2 minutes.
  34. A method as in claim 32 in which Step a<sub>2</sub>) includes amorphousizing with a ion beam bombardment using a high density plasma source.
  35. A method of forming shallow source/drain junctions in the form of silicide layers on source and drain regions of a silicon well; in which silicidation metal is deposited on the source/drain region surfaces, a first annealing is performed, unsilicided metal is removed, and a second annealing then completes the metal/silicon reaction.

Fig. 1  
(PRIOT ART)




Fig. 2  
(PRIOT ART)




Fig. 3  
(PRIOT ART)




Fig. 4  
(PRIOR ART)




Fig. 5  
(PRIOT ART)




Fig. 6




Fig. 7




Fig. 8




Fig. 9





Fig. 10






Fig.11 b

Fig.11 a




Fig. 12






Fig. 13 a

Fig. 13 b




Fig. 14 b

Fig. 14 a






Fig. 15

Fig. 16



**THIS PAGE BLANK (USPTO)**



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 0 936 664 A3

(12) EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
19.04.2000 Bulletin 2000/16

(43) Date of publication A2:  
18.08.1999 Bulletin 1999/33

(21) Application number: 99300474.6

(22) Date of filing: 22.01.1999

(51) Int Cl.7: H01L 21/60, H01L 21/336,  
H01L 29/08, H01L 21/265,  
H01L 29/78, H01L 21/285

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(30) Priority: 13.02.1998 US 23383

(71) Applicants:  
• Sharp Kabushiki Kaisha  
Osaka-shi, Osaka 545-8522 (JP)  
• SHARP MICROELECTRONICS TECHNOLOGY,  
INC.  
Camas, WA 98607 (US)

(72) Inventors:  
• Maa, Jer-Shen  
Vancouver, WA 98684 (US)  
• Hsu, Sheng Teng  
Camas, WA 98607 (US)  
• Peng, Chien-Hsiung  
Vancouver, WA 98684 (US)


(74) Representative: Brown, Kenneth Richard et al  
R.G.C. Jenkins & Co.  
26 Caxton Street  
London SW1H 0RJ (GB)

(54) Partial silicidation method to form shallow source/drain junctions

(57) A process of forming silicide at uniform rates across the entire source/drain region is provided. A two-step annealing method permits the thickness of the silicide formed on the edge of a silicon electrode to be substantially the same as it is in the center of the electrode. A first, low temperature anneal begins the silicidation process across the source/drain electrode surface. The time and temperature are controlled so that the metal is only partially consumed. The annealing is interrupted to remove excess silicidation metal, especially the unreacted metal overlying oxide areas neighboring the sili-

con electrode. Then, the silicidation is completed at a higher temperature anneal. Because the excess metal has been removed, the resulting silicide layer is uniformly flat, permitting the transistor to be fabricated with shallow junction areas and low leakage currents. In one embodiment of the invention, the crystalline structure of source and drain surfaces is annihilated before the deposition of metal, to lower annealing temperatures and add precise control to the silicidation process. A transistor having a uniformly thick silicide layer, fabricated in accordance with the above-mentioned method, is also provided.

Fig. 9





European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number

EP 99 30 0474

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CI.6)
X	GB 2 296 506 A (NIPPON ELECTRIC CO) 3 July 1996 (1996-07-03)  * page 2, line 12 - page 5, line 14 * * page 15, line 9 - page 18, line 8 *	1-3,6,7, 9,12-20, 22, 24-26,35	H01L21/60 H01L21/336 H01L29/08 H01L21/265 H01L29/78 H01L21/285
X	DE 44 01 341 A (GOLD STAR ELECTRONICS) 21 July 1994 (1994-07-21) * column 5, line 15 - line 60 * * column 6, line 26 - line 42 *	13-16, 18-20	
A		1,11	
X	DE 44 43 593 A (MITSUBISHI ELECTRIC CORP) 29 June 1995 (1995-06-29) * abstract; claim 1 *	13-16, 18-20,26	
X	EP 0 501 561 A (PHILIPS NV) 2 September 1992 (1992-09-02) * abstract * * page 2, line 53 - line 58 * * page 4, line 21 - line 29 * * page 4, line 48 - line 55 *	1,18,19, 21,23	
A		8,10	TECHNICAL FIELDS SEARCHED (Int.CI.6)  H01L
X	PATENT ABSTRACTS OF JAPAN vol. 1996, no. 02, 29 February 1996 (1996-02-29) & JP 07 283168 A (MITSUBISHI ELECTRIC CORP), 27 October 1995 (1995-10-27) * abstract *	1,6,9, 18,19, 22,35	
The present search report has been drawn up for all claims			
Place of search <b>BERLIN</b>		Date of completion of the search <b>28 February 2000</b>	Examiner <b>Le Meur, M-A</b>
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons * : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.82 (P04C01)





European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 99 30 0474

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (InCl.6)
A	HSIAOT C ET AL: "AN ADVANCED GE PREAMORPHIZATION SALICIDE TECHNOLOGY FOR ULTRA-THIN-FILM SOI CMOS DEVICES" IEEE ELECTRON DEVICE LETTERS,US,IEEE INC. NEW YORK, vol. 18, no. 7, page 309-311 XP000693227 ISSN: 0741-3106 * abstract *	29-31, 33,34	
X	PATENT ABSTRACTS OF JAPAN vol. 1996, no. 09, 30 September 1996 (1996-09-30) & JP 08 125182 A (NEC CORP), 17 May 1996 (1996-05-17) * abstract *	1,2	
X	PATENT ABSTRACTS OF JAPAN vol. 1997, no. 07, 31 July 1997 (1997-07-31) & JP 09 069497 A (NEC CORP), 11 March 1997 (1997-03-11) * abstract *	1	
A	BING-YUE TSUI ET AL: "CONTACT RESISTIVITY OF SHALLOW JUNCTIONS FORMED BY IMPLANTATION THROUGH PT OR PTSI" SOLID STATE ELECTRONICS,GB,ELSEVIER SCIENCE PUBLISHERS, BARKING, vol. 35, no. 9, page 1217-1222 XP000291525 ISSN: 0038-1101 * page 1217, left-hand column, paragraph 2 * -----	4	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
Place of search BERLIN		Date of completion of the search 28 February 2000	Examiner Le Meur, M-A
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document</p> <p>T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons &amp;: member of the same patent family, corresponding document</p>			

EPO FORM 1503 03.82 (P04C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 99 30 0474

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

28-02-2000

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
GB 2296506 A	03-07-1996	JP 8186085 A	16-07-1996
		US 5899720 A	04-05-1999
DE 4401341 A	21-07-1994	NONE	
DE 4443593 A	29-06-1995	JP 7193237 A	28-07-1995
EP 0501561 A	02-09-1992	NL 9100334 A	16-09-1992
		DE 69215926 D	30-01-1997
		DE 69215926 T	28-05-1997
		JP 2719863 B	25-02-1998
		JP 5094966 A	16-04-1993
		US 5302552 A	12-04-1994
JP 07283168 A	27-10-1995	NONE	
JP 08125182 A	17-05-1996	JP 2586407 B	26-02-1997
JP 09069497 A	11-03-1997	JP 2820122 B	05-11-1998
		US 5780361 A	14-07-1998

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**